

# PROGRAM OF EVENTS

Links will be emailed to registrants.

## Wednesday, July 7th, 2021 (All times are PDT)

| Start Time | End Time | Event  |
|------------|----------|--|
| 8:00 AM    | 8:15 AM  | <b>Opening Remarks</b>   |
| 8:15 AM    | 9:00 AM  | <a href="#">Keynote I "21st-Century NanoSystems for Abundant-Data Computing: The N3XT 1.000X"</a><br>Session Chair: Prof. Deming Chen, University of Illinois at Urbana-Champaign, USA<br>Speaker: Prof. Subhasish Mitra, Stanford University, USA   |
| 9:00 AM    | 9:10 AM  | <b>Break</b>   |
| 9:10 AM    | 10:10 AM | Paper Session 1 - Heterogeneous designs and architectures I<br>Session Chair: Dr. Meng Li, Facebook, USA<br>1.1 "To buffer, or not to buffer? A case study on FFT accelerators for ultra-low-power multicore clusters"<br>Luca Bertaccini, Luca Benini and Francesco Conti, ETH Zurich, Switzerland<br>1.2 "Algorithm and Hardware Co-Design for FPGA Acceleration of Hamiltonian Monte Carlo Based No-U-Turn Sampler"<br>Yu Wang and Peng Li, University of California, Santa Barbara, USA<br>1.3 "Improving Inference Lifetime of Neuromorphic Systems via Intelligent Synapse Mapping"<br>Shihao Song, Twisha Titirsha and Anup Das, Drexel University, USA<br>1.4 "A lightweight ISE for ChaCha on RISC-V"<br>Ben Marshall, Daniel Page and Thinh Hung Pham, University of Bristol, UK<br>1.5 "RFC-HyPGCN: A Runtime Sparse Feature Compress Accelerator for Skeleton-based GCNs Action Recognition Model with Hybrid Pruning"<br>Dong Wen, Jingfei Jiang, Jinwei Xu, Kang Wang, Tao Xiao, Yang Zhao and Yong Dou, National University of Defense Technology, China<br>1.6 "Virtual Circuit-Switching Network with Flexible Topology for High-Performance FPGA Cluster"<br>Tomohiro Ueno, Atsushi Koshiba and Kentaro Sano, RIKEN, Japan   |
| 10:10 AM   | 11:10 AM | Lunch Break/ <a href="#">Poster Session I</a><br>Session Chair: Prof. Caiwen Ding, University of Connecticut, USA  |
| 11:10 AM   | 12:10 PM | Paper Session 2 (Special Session: Real-time AI)<br>Session Chair: Dr. He Li, University of Cambridge, UK<br>2.1 "Real-time super resolution system of 4K-video based on deep learning"<br>He Li, University of Cambridge, UK<br>2.2 "An efficient real-time object detection framework on resource-constricted devices via software and hardware co-design"<br>Yu Bai, California State University, Fullerton, USA<br>2.3 "Binary Complex Neural Network Acceleration on FPGA"<br>Caiwen Ding, University of Connecticut, CT, USA<br>2.4 "How to Reach Real-Time AI on Consumer Devices? Solutions for Programmable and Custom Architectures"<br>Stylianios I. Venieris, Samsung AI Center-Cambridge, UK   |
| 12:10 PM   | 12:20 PM | <b>Break</b>   |
| 12:20 PM   | 1:20 PM  | Paper Session 3 - ML algorithms and Tools<br>Session Chair: Prof. Siddharth Garg, New York University, USA<br>3.1 "Talos: A Weighted Speedup-Aware Device Placement of Deep Learning Models"<br>Yuanjia Xu, Heng Wu, Wenbo Zhang, Yuewen Wu, Tao Wang, Chen Yang and Heran Gao, Institution of Software, Chinese Academy of Sciences, China<br>3.2 "Hodgkin-Huxley-Based Efficient Neural Simulation with Networks Connecting to Near-Neighbor Neurons"<br>Masashi Ogaki and Yukinori Sato, Toyohashi University of Technology, Japan<br>3.3 "Accelerating Recurrent Neural Networks for Gravitational Wave Experiments"<br>Zhiqiang Que, Erwei Wang, Umar Marikar, Eric Moreno, Jennifer Ngadiuba, Thea Arrestad, Hamza Javed, Bartłomiej Borzyszkowski, Vladimir Loncar, Sioni Summers, Maurizio Pierini, Cheung Peter and Wayne Luk, Imperial College London, UK<br>3.4 "Array-Aware Neural Architecture Search"<br>Krishna Teja Chitty-Venkata and Arun Somani, Iowa State University, USA<br>3.5 "TwinDNN: A Tale of Two Deep Neural Networks"<br>Hyunmin Jeong and Deming Chen, University of Illinois at Urbana-Champaign, USA<br>3.6 "Image caption generation method based on an interaction mechanism and scene concept selection module"<br>Liping Zhang and Qin Lu, Qilu University of Technology, China |
| 1:20 PM    | 1:30 PM  | <b>Break</b>   |
| 1:30 PM    | 2:15 PM  | <a href="#">Keynote II "Scalable ML Architectures for Real-time Energy-efficient Computing"</a><br>Session Chair: Dr. Mondira (Mandy) Deb Pant, Academic Research Director at Intel, USA<br>Speaker: Prof. R. Iris Bahar, Brown University, USA  |

## Thursday, July 8th, 2021 (All times are PDT)

| Start Time | End Time | Event  |
|------------|----------|--|
| 8:00 AM    | 9:30 AM  | <a href="#">Panel: Coarse-Grained Reconfigurable Arrays and their Opportunities as Application Accelerators</a><br>Moderator: Prof. Jason Anderson, University of Toronto, Canada<br>Panelists: Dr. Kentaro Sano, RIKEN, Japan<br>Prof. Shouyi Yin, Tsinghua University, China<br>Dr. Cheng Tan, Pacific Northwest National Lab (PNNL), USA<br>Prof. Hideharu Amano, Keio University, Japan<br>Prof. Masato Motomura, Tokyo Institute of Technology, Japan<br>Prof. Yasuhiko Nakashima, Nara Institute of Science and Technology (NAIST), Japan  |
| 9:30 AM    | 10:15 AM | <a href="#">Keynote III "Amplifying Human Potential with AI"</a><br>Session Chair: Prof. Yingyan (Celine) Lin, Rice University<br>Speaker: Intel Fellow Lama Nachman, Intel Corporation, USA   |
| 10:15 AM   | 10:25 AM | <b>Break</b>   |
| 10:25 AM   | 11:25 AM | Paper Session 4 - Green designs and security<br>Session Chair: Dr. Richard Chow, Intel, USA<br>4.1 "Number Theoretic Transform Architecture suitable to Lattice-based Fully-Homomorphic Encryption"<br>Rogério Paludo and Leonel Sousa, INESC-ID, Instituto Superior Técnico, Universidade de Lisboa, Portugal, Portugal<br>4.2 "ABACa: Access Based Allocation on Set Wise Multi-Retention in STT-RAM Last Level Cache"<br>Sukarn Agarwal and Shounak Chakraborty, Indian Institute Of Technology (IIT) Varanasi, India<br>4.3 "DARM: A Low-Complexity and Fast Modular Multiplier for Lattice-Based Cryptography"<br>Xiao Hu, Minghao Li, Jing Tian and Zhongfeng Wang, Nanjing University, China<br>4.4 "XDIVINSA: eXtended DIVersifying INstruction Agent to Mitigate Power Side-Channel Leakage"<br>Thinh Hung Pham, Ben Marshall, Alexander Fell, Siew-Kei Lam and Daniel Page, University of Bristol, Department of Computer Science, UK<br>4.5 "Memory-aware Efficient Deep Learning Mechanism for IoT Devices"<br>Jishnu Banerjee, Sahidul Islam, Wei Wei, Chen Pan, Dakai Zhu and Mimi Xie, University of Texas at San Antonio, USA<br>4.6 "AERO: Towards Energy-Efficient Autonomous Flight in MAVs Using Approximate Execution"<br>Ben Li, Jingweijia Tan and Kaige Yan, Jilin University, China |
| 11:25 AM   | 12:25 PM | Lunch Break/ <a href="#">Poster Session II</a><br>Organizing Chair: Prof. Caiwen Ding, University of Connecticut   |

|          |         |  |
|----------|---------|--|
| 12:25 PM | 1:25 PM | <p>Paper Session 5 (Special Session: Design Automation of Robust and Secure Machine Intelligence)</p> <p>Session Chair: Prof. Xun Jiao, Villanova University, USA</p> <p>5.1 "On the Efficacy of Privacy-Preserving Neural Network Inference based on Hardware Security Primitives"<br/>Song Bian, Kyoto University, Japan</p> <p>5.2 "Assessing Robustness of Hyperdimensional Computing Against Errors in Associative Memory"<br/>Xun Jiao, Villanova University, USA</p> <p>5.3 "Design Automation for Safe and Robust Autonomous Systems"<br/>Qi Zhu, Northwestern University, USA</p> <p>5.4 "Towards automatic and agile ML/AI accelerator design with end-to-end synthesis"<br/>Jeff (Jun) Zhang, Harvard University, USA</p>   |
| 1:25 PM  | 2:25 PM | <p>Paper Session 6 - Heterogeneous designs and architectures II</p> <p>Session Chair: Prof. Zhenman Fang, Simon Fraser University, Canada</p> <p>6.1 "ASBNN: Acceleration of Bayesian Convolutional Neural Networks by Algorithm-hardware Co-design"<br/>Yoshiki Fujiwara and Shinya Takamaeda-Yamazaki, The University of Tokyo, Japan</p> <p>6.2 "A novel Ring-based small-world NoC for Neuromorphic Processor"<br/>Yuchen Qiu, Chao Xiao, Linghui Peng, Junhui Wang, Ziyang Kang, Shiming Li and Lei Wang, National University of Defense Technology, China</p> <p>6.3 "Double-Pumping the Interconnect for Area Reduction in Coarse-Grained Reconfigurable Arrays"<br/>Xinyuan Wang, Tianyi Yu, Hsuan Hsiao and Jason Anderson, University of Toronto, Canada</p> <p>6.4 "An Efficient Hardware Architecture for Sparse Convolution using Linear Feedback Shift Registers"<br/>Murad Qasameh, Joseph Zambreno and Phillip Jones, Iowa State University, USA</p> <p>6.5 "WinoCNN: Kernel Sharing Winograd Systolic Array for Efficient Convolutional Neural Network Acceleration on FPGAs"<br/>Xinheng Liu, Yao Chen, Cong Hao, Ashutosh Dhar and Deming Chen, University of Illinois at Urbana-Champaign, USA</p> <p>6.6 "FlexACC: A Programmable Accelerator with Application-Specific ISA for Flexible Deep Neural Network Inference"<br/>En-Yu Yang, Tianyu Jia, David Brooks and Gu-Yeon Wei, Harvard University, USA</p> |
| 2:25 PM  | 2:40 PM | Closing Remarks  |